Jérôme Lescot

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper presents a transistor-level verification flow to detect electrical overstress, static leakage and ESD-CDM issues in large low power SoC circuits. With innovative features like Spice patterns recognition and static voltage propagation by Calibre® PERC™, this approach brings significant added value to standard digital checkers that(More)
  • 1