Itsara Tanyanon

  • Citations Per Year
Learn More
This paper presents overlapping techniques designed for a compact hardware LDPC decoder with MS algorithm. The design is applicable to IEEE 802.11n standard. We elaborate how to reduce hardware and cycle time between row and column operation. The hardware utilization can be better enhanced and 16–40% cycle time reduction compared to a non-overlapping(More)
  • 1