Irfan Muhammad

  • Citations Per Year
Learn More
This paper discusses the design and the field programmable gate array (FPGA) implementation of a blind adaptive time-domain equalizer intellectual property (IP) core for asymmetric digital subscriber line (ADSL) systems. The design can be configured to implement the low-complexity adjacent lag auto-correlation minimization algorithm (LALAM) and adjacent lag(More)
  • 1