Hyun-Woo Noh

Learn More
The on-chip interconnect bottleneck with conventional Cu/low-k and delay optimized repeater scheme presents a compelling reason to explore novel interconnect circuit architectures. The capacitively(More)
  • 1