Hsiu-Yun Su

Suggest Changes
Learn More
In previous SRAM designs, reducing minimum operating voltage (VDDmin) inevitably resulted in devices with a large cell area (A). This work proposes an L-shaped 7T cell (L7T) and read-bitline (RBL)(More)
  • 1