Hsin-Liang Chen

Learn More
This paper demonstrated a 5GSample/s track and hold amplifier with 65nm CMOS process. For 6bit ADC application, this work has over 42dBc of SFDR to offer a low distorted signal. The source-degenerated source-couple amplifier with peaking inductance is employed to expand the signal swing and bandwidth, while the power dissipation is maintained as low as(More)
AbstrAct This chapter examines the impact of multimodal, computer-mediated communication strategies on instruction in higher education. Colleges and universities have realized positive effects of using computer mediated communication in instruction, but these effects are often accompanied by unintended, unexpected, and surprising changes to instructional(More)
In this paper, we propose a time division method to solve the congestion control problem for an event-driven sensor network. In this method, a node adjusts time (therefore bandwidth) assigned to each upstream node by a dynamic TDMA approach to efficiently use resources available to the system and avoid the situation in which a node cannot send event(More)
This work presents a fourth order, multi-stage noise shaped (MASH) sigma-delta modulator (SDM) for wide bandwidth applications. Each stage of the SDM consists of a second order SDM with multi-level quantizer. The first stage is a low distortion second order single loop SDM, while the second stage of the SDM is a low distortion SDM with Chebyshev type II(More)
A digitally subranged analog to digital converter (ADC) using 65nm CMOS process with 1/1.2 of supply voltage is reported in this paper. By employing the charge-pump base background calibrating scheme, the offset voltage from process mismatch could be compensated within three standard deviation less than half of least significant bit (LSB) requirement. A(More)
In this paper, a 10-Gb/s inductorless CMOS receiver front end is presented, including a transimpedance amplifier and a limiting amplifier. The transimpedance amplifier incorporates Regulated Cascode (RGC), active-inductor peaking, and intersecting active feedback circuits to achieve a transimpedance gain of 56 dBW and a bandwidth of 8.27 GHz with a power(More)