Howard T. Olnowich

  • Citations Per Year
Learn More
<lb>This paper presents a proposed hardware solution using an existing multi-stage switching network for<lb>synchronizing N multiple processors at predetermined programmable barriers The technique permits all N<lb>processors to access the network simultaneously and to perform synchronization in parallel using only<lb>several network cycles The(More)
  • 1