Howard T. Olnowich

Learn More
This paper presents a proposed hardware solution using an existing multi-stage switching network for synchronizing N multiple processors at predetermined programmable barriers The technique permits all N processors to access the network simultaneously and to perform synchronization in parallel using only several network cycles The synchronization requires(More)
  • 1