Hon Nin Cheung

Learn More
| Constrained Via Minimization is the problem of reassigning wire segments of a VLSI routing so that the number of vias is minimized. In this paper, a new approach is proposed for two-layer VLSI routing. This approach is able to handle any t ypes of routing, and allows arbitrary number of wire segments split at a via candidate.
  • 1