Hisakazu Edamatsu

Learn More
A high speed multiplier and divider for MOS LSI based on a new algorithm is presented. When we implement the multiplier and the divider in LSI, the features such as high speed operation, small number of transistors and easy layout are the most important factors. A computational algorithm using a redundant binary representation has several excellent features(More)
Rat C6 glioma cells have been used to characterize molecular events involved in the regulation of inducible nitric oxide synthase (iNOS) gene expression stimulated by interferon-gamma (IFN-gamma) plus lipopolysaccharide (LPS). IFNs induce a signaling event which involves activation of Stat1 transcription factor. Previous studies have shown that IFNs also(More)
BACKGROUND The proliferation of mammalian cells is controlled by various intracellular mitogenic signalling pathways. In the intracellular pathways, Ras is involved in the activation of proto-oncogenes such as an immediate early gene c-fos. The somatic mutations of ras genes that elicit the constitutive activation of Ras have been found in tumours. Although(More)
It has been reported that expression of the active mutant of heterotrimeric GTP-binding protein alpha subunit G alpha i2 transforms Rat-1 cells. However, the G alpha i2-mediated mitogenic signaling pathways remain to be elucidated. Here, we demonstrate that inducible expression of the active mutant of G alpha i2 (G alpha i2(Q205L)) activates Ras and c-Jun(More)
Protein farnesylation, catalyzed by protein farnesyltransferase, plays important roles in the membrane association and protein-protein interaction of a number of eukaryotic proteins. Recent development of farnesyltransferase inhibitors (FTIs) has led to further insight into the biological significance of farnesylation in cancer cells. A number of reports(More)
This paper describes the delay calculation method and the accuracy analysis of its interpolation for CMOS ASIC libraries which contain cell-based primitives and memories to be used during the pre-layout design phase of logic simulation, timing verification, and logic synthesis. The delay calculation method addressed in this paper is specified as IEC CDV(More)
We have constructed an inducible high-level expression vector, pEF-LAC. pEF-LAC has a modified human polypeptide chain elongation factor 1alpha (EF-1alpha) promoter containing three lactose operator sequences. Using the cat reporter gene, we characterized the transcriptional activity of pEF-LAC. In the transient transfection of NIH3T3 and BaF3 cells, the(More)
This paper describes the methocblogies used to design a HiVision MUSE decoder for Japanese HDTV and codec LS/s for digital VCRs. Since a large anount of input video thta is needed to verify the algorithms and logic designs, reducing the verificotion time is a key issue in designing these LS/s. We describe the methocblogy used to verify the video signal(More)
  • 1