Hideo Tamura

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper describes the scalar processor of the VPP500. The 64-bit long instruction word (LIW) architecture allows the issue of up to three operations every clock cycle. Notable features of the architecture are the PC-relative conditional branch operations, asynchronous operations to allow out-of-order execution, and interruption facility which can handle(More)
  • 1