Learn More
abstract A tree-structure based architecture for vector quanti-zation (VQ) is proposed and implemented by VLSI in this paper. The proposed folded-tree architecture is designed by 0.8 m CMOS VLSI technology. The die size is 4.6525.21 mm 2 and estimated clock rate is about 34MHz, which satises most real-time applications. Since it is basically a mean squared(More)
  • 1