Harsh Yadav

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper proposes the implementation of an ancient Indian Vedic multiplier using the 16 bit modified carry select adder, 16 bit ripple carry adder and 16 bit kogge stone adder. The modified carry select adder shows the improved speed performance with less time delay. The design has been implemented using Verilog hardware description language. The design(More)
  • 1