Skip to search formSkip to main contentSkip to account menu
EFFICIENT POLYPHASE DECOMPOSITION OF COMB DECIMATION FILTERS
H. Aboushady, Y. Dumonteix, M. M. Louërat and H. Mehrez Université Paris VI, Laboratoire LIP6/ASIM 4, Place Jussieu, 75252 Paris Cedex 05, France Email: Hassan.Aboushady@lip6.fr ,…
Efficient polyphase decomposition of comb decimation filters in /spl Sigma//spl utri/ analog-to-digital converters
TLDR
Several implementations indicate that proper choice of the first stage decimation factor can considerably improve power consumption, area and maximum sampling frequency.
View via Publisher
FPGA Architectures: An Overview
TLDR
Field Programmable Gate Arrays have seen a rapid growth and have become a popular implementation media for digital circuits and have a dramatic effect on the quality of final device’s area, speed, and power consumption.
View via Publisher
Tree-based Heterogeneous FPGA Architectures: Application Specific Exploration and Optimization
TLDR
This book explores and optimize the tree-based architecture and evaluates it by comparing it to equivalent mesh-based FPGA architectures.
View via Publisher
Exploration of Heterogeneous FPGA Architectures
TLDR
Experimental results show that a more flexible floor-planning in mesh-based FPGA gives better results as compared to the column-based floor-Planning, and compared to different floor-plannings of mesh- based FPGAs, tree-based architecture gives better area, performance, and power results.
View PDF
Improved method for parallel AES-GCM cores using FPGAs
TLDR
It is shown that the performance of the presented parallel AES-GCM architecture outperforms the previously reported ones.
View on IEEE
The Effect of S-box Design on Pipelined AES Using FPGAs
TLDR
This work discuses the difference between three methods used to implement S-box stage of AES, and the comparison is based on FPGA implementation of these methods.
AES-GCM and AEGIS: Efficient and High Speed Hardware Implementations
TLDR
This paper introduces an efficient method for implementing the pipelined Karatsuba Ofman Algorithm (KOA)-based GHASH on FPGAs and reveals that the presented architectures are more performance-efficient (Throughput/Slices).
View on Springer
Efficient polyphase decomposition of Comb decimation filters in /spl Sigma//spl Delta/ analog-to-digital converters
TLDR
Several implementations indicate that proper choice of the first stage decimation factor can considerably improve power consumption, area and maximum sampling frequency in multibit and multi-bit converters.
View on IEEE
Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation
TLDR
A routability-driven top-down clustering technique for area and power reduction in clustered FPGAs based on a multilevel partitioning approach leads to better device utilization, savings in area, and reduction in power consumption.
View on IEEE
...
...
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License