Guillermo Savransky

Learn More
In this paper we describe "Lazy Retirement"-a power-aware improvement to the Intel's P6 family microarchitec-ture. Lazy Retirement significantly reduces the energy and power involved in register retirement. Lazy Retirement delays the copy from the physical register file (ROB) to the architectural (real) register file (RRF) until it has no choice and the(More)
  • 1