Goel Samuel

Learn More
SUMMARY We apply a novel methodology, based on statecharts, to the design of large scale asynchronous systems. The design is specified at multiple levels, simulated, animated, and compiled into synthesizable VHDL code by using the ExpressV-HDL CAD tool. We add a validation subsystem to check correct operation. ExpressV-HDL is originally synchronous, but we(More)
  • 1