Gerhard Hellner

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
The paper presents the design of a 64-bit carry-select adder in Branch-Based Logic, a static design style that minimizes the internal node capacitances. This feature is used to lower the dynamic power dissipation, while maintaining good speed performances. The experimental realization of the adder demonstrates an overall delay of 720 ps while only(More)
  • 1