#### Filter Results:

- Full text PDF available (108)

#### Publication Year

1986

2016

- This year (0)
- Last 5 years (14)
- Last 10 years (31)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Data Set Used

#### Key Phrases

Learn More

- Gabriel Robins, Alex Zelikovsky
- SODA
- 2000

The Steiner tree problem in weighted graphs seeks a minimum weight connected subgraph containing a given subset of vertices (terminals). We present a new polynomial-time heuristic with an approximation ratio approaching 1 + ln 3 2 1:55, which improves upon the previously best-known approximation algorithm of 9] with performance ratio 1:59. In… (More)

- Gabriel Robins, Alex Zelikovsky
- SIAM J. Discrete Math.
- 2005

The classical Steiner tree problem in weighted graphs seeks a minimum weight connected subgraph containing a given subset of the vertices (terminals). We present a new polynomial-time heuristic that achieves a best-known approximation ratio of 1 + ln 3 2 ≈ 1.55 for general graphs, and best-known approximation ratios of ≈ 1.28 for quasi-bipartite graphs… (More)

- Jason Cong, Andrew B. Kahng, Gabriel Robins, Majid Sarrafzadeh, Chak-Kuen Wong
- IEEE Trans. on CAD of Integrated Circuits and…
- 1992

We propose a provably good performance-driven global routing algorithm for both cell-based and building-block design. The approach is based on a new bounded-radius minimum routing tree formulation. We first present several heuris-tics with good performance, based on an analog of Prim's minimum spanning tree construction. Next, we give an algorithm which… (More)

- Leonid Bolotnyy, Gabriel Robins
- 2006 Third Annual International Conference on…
- 2006

Recently Ari Juels suggested a "yoking-proof" where a pair of radio-frequency identification (RFID) tags are both read within a specified time bound, and left open for future research the problem of generating a proof for larger groups of tags. We generalize his protocol by developing a proof which ensures that a group of tags is read within a certain time… (More)

- Kenneth D. Boese, Andrew B. Kahng, Bernard A. McCoy, Gabriel Robins
- IEEE Trans. on CAD of Integrated Circuits and…
- 1995

We present critical-sink routing tree (CSRT) constructions which exploit available critical-path information to yield high-performance routing trees. Our CS-Steiner and "global slack removal" algorithms together modify traditional Steiner tree constructions to optimize signal delay at identified critical sinks. We further propose an iterative Elmore routing… (More)

- John Karro, Gabriel Robins
- 1995

Motivated b y improving FPGA performance, we propose a new three-dimensional (3U) FPGA architecture , along with a fabrication methodology. We analyze the expected manufacturing yield, and raise seu-era1 physical-design issues in the new 30 paradigm. Our techniques also have good implications for resource utilization, physical size, and power consumption .

- Christopher S. Helvig, Gabriel Robins, Alex Zelikovsky
- Networks
- 2001

- Christopher S. Helvig, Gabriel Robins, Alex Zelikovsky
- J. Algorithms
- 2003

Previous literature on the Traveling Salesman Problem (TSP) assumed that the sites to be visited are stationary. Motivated by practical applications, we introduce a time-dependent generalization of TSP which we call Moving-Target TSP, where a pursuer must intercept in minimum time a set of targets which move with constant velocities. We propose approximate… (More)

- Andrew B. Kahng, Gabriel Robins
- IEEE Trans. on CAD of Integrated Circuits and…
- 1992

The minimum rectilinear Steiner tree (MRST) problem is very important for such aspects of physical layout as global routing and wiring estimation. Virtually all previous heuristics for computing rectilinear Steiner trees begin with a minimum spanning tree (MST) topology and rearrange edges to induce Steiner points. This paper gives a more direct approach… (More)

- Andrew B. Kahng, Gabriel Robins, Anish Singh, Alex Zelikovsky
- IEEE Trans. on CAD of Integrated Circuits and…
- 1999

In very deep-submicron very large scale integration (VLSI), manufacturing steps involving chemical-mechanical polishing (CMP) have varying effects on device and interconnect features, depending on local characteristics of the layout. To reduce manufacturing variation due to CMP and to improve performance predictability and yield, the layout must be made… (More)