G. Ernst

Publications51
h-index14
Citations542
Highly Influential Citations29
Author pages are created from data sourced from our academic publisher partnerships and public sources.

Recommended Authors

  • G. Schellhorn
  • 135 Publications • 2,486 Citations
  • W. Reif
  • 357 Publications • 4,389 Citations
  • Georgios Fainekos
  • 154 Publications • 5,731 Citations
  • Toby C. Murray
  • 84 Publications • 1,468 Citations
  • Publications
  • Influence
Optimized Java Binary and Virtual Machine for Tiny Motes
TLDR
TakaTuka’s optimization of program memory usage is focused on, which optimizes storage requirements for the Java classfiles as well as for the JVM interpreter, both of which are expected to be stored on the embedded devices.
View via Publisher
KIV: overview and VerifyThis competition
TLDR
The KIV verification system and its latest additions are described and the solutions to the three VerifyThis problems are discussed and which features of KIV were used in solving them.
View on Springer
Introducing TakaTuka: a Java virtualmachine for motes
TLDR
TakaTuka, a tiny Java Virtual Machine (JVM) for wireless sensor motes, is presented and the preliminary version successfully runs on Crossbow's mica2 motes.
View on ACM
Verification of a Virtual Filesystem Switch
TLDR
This paper bridges the gap between an abstract specification of POSIX and a realistic model of VFS by ASM refinement by considering hard-links, file handles and the partitioning of file content into pages.
View via Publisher
Two-Layered Falsification of Hybrid Systems Guided by Monte Carlo Tree Search
TLDR
A two-layered optimization framework that uses Monte Carlo tree search (MCTS), a popular machine learning technique with solid mathematical and empirical foundations, that guides the lower layer of local hill-climbing optimization, thus balancing exploration and exploitation in a disciplined manner.
View on IEEE
ARCH-COMP 2019 Category Report: Falsification
TLDR
The main outcome of the 2019 ARCH workshop for the falsification of temporal logic specifications over Cyber-Physical Systems is a common benchmark repository, and an initial base-line for falsification, with results from multiple tools, which will facilitate comparisons and tracking of the state-of-the-art in falsification in the future.
View via Publisher
SecCSL: Security Concurrent Separation Logic
TLDR
This work presents SecCSL, a concurrent separation logic for proving expressive, data-dependent information flow security properties of low-level programs, and implements SecC, an automatic verifier for a subset of the C programming language, which is applied to a range of benchmarks.
View via Publisher
Interleaved Programs and Rely-Guarantee Reasoning with ITL
TLDR
A logic that extends basicITL with explicit, interleaved programs, by integrating the logic with higher-order logic, adding recursive procedures and rules to reason about fairness and showing how rules for rely-guarantee reasoning can be derived.
View on IEEE
Development of a Verified Flash File System
TLDR
This paper gives an overview over the development of a formally verified file system for flash memory based on Abstract State Machines and incremental modular refinement and draws preliminary conclusions on the methodology and the required tool support.
View via Publisher
ARCH-COMP 2020 Category Report: Falsification
TLDR
The 2020 friendly competition in the ARCH workshop for the falsification of temporal logic specifications over Cyber-Physical Systems has two new participating tools with novel approaches, and the results show a clear improvement over previous performances on some benchmarks.
View via Publisher
...
...