G. V. K. Sarma

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Leakage power became very predominant for nano scale devices i.e 90nm and 45nm. ITRS reports that leakage power dissipation may come to dominate total power consumption [1]. We propose a novel approach, which reduces leakage current while saving exact logic state. We designed Four bit Adder using traditional sleep transistors plus two additional transistors(More)
  • 1