G. K. Saitejdeep

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper proposes a technique for implementing a UART (Universal Asynchronous receiver transmitter) with a new architecture such that the whole core can be modified for our desired specifications and can be integrated in a bigger design, wherever UART is necessary. This paper is implementing the design through Verilog HDL using Xilinx 14.2 design suite(More)
  • 1