G. Ananta Divya

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper describes the design and implementation of programmable AXI bus Interface modules in Verilog Hardware Description Language (HDL) and implementation in Xilinx Spartan 3E FPGA. All the interface modules are reconfigurable with the data size, burst type, number of transfers in a burst. Multiple masters can communicate with different slave memory(More)
  • 1