Learn More
In this undergraduate research, various leakage reduction techniques such as power gating, multiple threshed voltage and high k-dielectric are investigated. These techniques and their effectiveness are explored by experimentation on various nanoscale CMOS arithmetic circuits. These circuits include full adders, combinational multipliers, Booth multiplier(More)
  • 1