Fan Yong-jie

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Comparator is the key module in LDPC decoder that consumes most of the power and area. In this paper, a new comparator based on pass transistors and dynamic logic is proposed to decrease the power and the area. The comparator is implemented with full custom design at SMIC 0.18 1P6M technology. The simulation result of layout shows that the power drops by(More)
  • 1