Fahad M. Alzahrani

Learn More
We present a high performance e dge detection architecture for real-time image processing applications. The architecture is nely pipelined. The proposed A-SIC is capable of producing one edgeepixel every clock cycle. At a clock rate of 10 MHz, the architecture c an process 30 frames per second, where the size of each frame is 640480 88bit pixels. The ASIC(More)
  • 1