Etienne Tisserand

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This work presents the design of a dedicated parallel architecture for connected component analysis. Categorized in one-dimensional array processors, for an image of nxn pixels, the proposed architecture has n-1 linear PE's, n2 CAM memory modules, and a tree structure of (&)-I switches allowing communication through the global bus in O(1og n) unit of(More)
  • 1