• Publications
  • Influence
HB^+^+: a Lightweight Authentication Protocol Secure against Some Attacks
TLDR
We show how a modification of the Hopper and Blum (HB) authentication protocol thwarts Gilbert, Robshaw and Sibert's attack. Expand
  • 256
  • 18
White Box Cryptography: Another Attempt
TLDR
We show how to conceal the alge- braic structure of a \traceable block cipher" by adding perturbations to its description. Expand
  • 76
  • 8
  • PDF
Block Ciphers Implementations Provably Secure Against Second Order Side Channel Analysis
TLDR
In the recent years, side channel analysis has received a lot of attention, and attack techniques have improved. Expand
  • 76
  • 6
  • PDF
Electromagnetic Side Channels of an FPGA Implementation of AES
TLDR
We show how to attack an FPGA implementation of AES where all bytes are processed in parallel using differential electromagnetic analysis. Expand
  • 58
  • 3
  • PDF
NESSIE D21 - Performance of Optimized Implementations of the NESSIE Primitives
IST-2000-12324 Project Title NESSIE Deliverable Type Report Security Class Public Deliverable Number D21 Title of Deliverable Performance of Optimized Implementations of the NESSIE PrimitivesExpand
  • 34
  • 2
  • PDF
On Second-Order Fault Analysis Resistance for CRT-RSA Implementations
TLDR
We analyse the security of these countermeasures with respect to the second-order fault model considered by their authors. Expand
  • 28
  • 2
  • PDF
Differential power analysis of HMAC SHA-2 in the Hamming weight model
TLDR
This paper, we present an attack on HMAC SHA-2 in the Hamming weight leakage model, which advantageously can be used when no information is available on the targeted implementation. Expand
  • 19
  • 2
  • PDF
NESSIE security report y
  • 8
  • 2
Perturbing and Protecting a Traceable Block Cipher
TLDR
We introduce the first traceable block cipher which has many descriptions of the same instance of the block cipher. Expand
  • 18
  • 1
  • PDF
Generalizing square attack using side-channels of an AES implementation on an FPGA
TLDR
We show how to attack an implementation of AES on an FPGA where all bytes are processed in parallel. Expand
  • 18