#### Filter Results:

- Full text PDF available (21)

#### Publication Year

1993

2017

- This year (3)
- Last 5 years (11)
- Last 10 years (20)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

- Álvaro Vázquez, Elisardo Antelo, Paolo Montuschi
- 18th IEEE Symposium on Computer Arithmetic (ARITH…
- 2007

This paper introduces two novel architectures for parallel decimal multipliers. Our multipliers are based on a new algorithm for decimal carry-save multioperand addition that uses a novel BCD-4221 recoding for decimal digits. It significantly improves the area and latency of the partial product reduction tree with respect to previous proposals. We also… (More)

- Álvaro Vázquez, Elisardo Antelo, Paolo Montuschi
- IEEE Trans. Computers
- 2010

- Elisardo Antelo, Julio Villalba, Javier D. Bruguera, Emilio L. Zapata
- IEEE Trans. Computers
- 1997

CORDIC (Coordinate Rotation Digital Computer) is a well known hardware algorithm for computing various elementary functions. In this work two 32 bit radix 4 CORDIC architectures, unfolded and folded are implemented on available FPGA. The unfolded pipelined architecture consists of a linear array of modules in each of which a micro rotation is carried out.… (More)

- Fabrizio Lamberti, Nikolaos Andrikos, Elisardo Antelo, Paolo Montuschi
- IEEE Trans. Computers
- 2011

Two’s complement multipliers are important for a wide range of applications. In this paper, we present a technique to reduce by one row the maximum height of the partial product array generated by a radix-4 Modified Booth Encoded multiplier, without any increase in the delay of the partial product generation stage. This reduction may allow for a faster… (More)

- Tomás Lang, Elisardo Antelo
- IEEE Trans. Computers
- 2005

- Elisardo Antelo, Tomás Lang, Javier D. Bruguera
- IEEE Trans. Computers
- 2000

ÐA very-high radix algorithm and implementation for circular CORDIC is presented. We first present in depth the algorithm for the vectoring mode in which the selection of the digits is performed by rounding of the control variable. To assure convergence with this kind of selection, the operands are prescaled. However, in the CORDIC algorithm, the coordinate… (More)

- Álvaro Vázquez, Elisardo Antelo, Paolo Montuschi
- 2007 25th International Conference on Computer…
- 2007

In this paper we present the algorithm and architecture a radix-10 floating-point divider based on an SRT non-restoring digit-by-digit algorithm. The algorithm uses conventional techniques developed to speed-up radix-2<sup>k</sup> division such as signed-digit (SD) redundant quotient and digit selection by constant comparison using a carry-save estimate of… (More)

- Elisardo Antelo, Tomás Lang, Javier D. Bruguera
- VLSI Signal Processing
- 2000

- Elisardo Antelo, Tomás Lang, Javier D. Bruguera
- IEEE Trans. Computers
- 1998

- Tomás Lang, Elisardo Antelo
- IEEE Trans. Computers
- 2003