Eduardo Gudis

Learn More
High-performance dense stereo is a critical component of computer vision applications like 3D reconstruction, robot navigation, and augmented reality. In this paper, we present a low-power, high performance FPGA implementation of a stereo algorithm suitable for embedded real-time platforms. The design is scalable for higher resolution images and frame rates(More)
This paper describes an architecture framework using heterogeneous hardware accelerators for embedded vision applications. This approach leverages the recent single-chip heterogeneous FPGAs that combine powerful multicore processors with extensive programmable gate array fabric on the same die. We present a framework using an extensive library of pipelined(More)
Field-Programmable Gate Arrays (FPGAs) have become a mainstay in the digital electronics world both for the ease of implementation as well as their inherent usefulness in incrementally refining hardware designs. When moving to an Application Specific Integrated Circuit (ASIC) or System on a Chip (SoC), verification becomes a very time consuming process,(More)
Stereo Vision processing is a critical component of Augmented Reality systems that rely on the precise depth map of a scene to properly place computer generated objects with real life video. Important aspects of the stereo processing are the creation of a dense depth map, high boundary precision, low latency and low power. We present an embedded system for(More)
The diagnostic potentialities of magnetic-resonance (MR) tomography have been studied in examinations of 45 patients. Primary and secondary tumors of the orbit have been revealed in 15, endocrine ophthalmopathy in 19, injuries of the orbit in 11 patients. The major tomographic signs of these conditions in the axial, frontal, and sagittal projections are(More)
  • 1