E. Venosa

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
In this paper we address the problem of designing a back-end for Software Defined Radio (SDR) receiver using only one low-rate Analog-to-Digital Converter (ADC). After the Intermediate Frequency (IF) down-conversion stage, the signals are sampled and all the other demodulation tasks are assigned to a Digital Signal Processor (DSP). In this paper we(More)
  • 1