Dylan C. Stow

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
— CMOS circuits operating near or below threshold offer the lowest energy per computation. Previous work reduces the total energy by using minimum sizing and lowering the voltage without concern for yield. To achieve better yield, the voltage or size must increase. The minimum energy point for minimum-sized NAND2 gates in a 65 nm process is 0.475 V(More)
  • 1