Dyer Rolán

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Efficient memory hierarchy design is critical due to the increasing gap between the speed of the processors and the memory. One of the sources of inefficiency in current caches is the non-uniform distribution of the memory accesses on the cache sets. Its consequence is that while some cache sets may have working sets that are far from fitting in them, other(More)
  • 1