Ding-Siang Su

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper proposes a reconfigurable multi-core architecture, called <i>hyperscalar</i> that enables many scalar cores to be united dynamically as a larger superscalar processor to accelerate a thread. To accomplish this, we propose the virtual shared register files (VSRF) that allow the instructions of a thread executed in the united cores to logically(More)
  • 1