#### Filter Results:

- Full text PDF available (24)

#### Publication Year

1992

2016

- This year (0)
- Last 5 years (8)
- Last 10 years (16)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

- Yan Feng, Dinesh P. Mehta
- 19th International Conference on VLSI Design held…
- 2006

The large size of modern FPGAs has caused researchers to consider deploying hierarchical techniques in their design. In this paper, we consider the floorplanning of FPGAs. We present a two-step approach for the floorplanning of modern FPGAs that we believe is cleaner and more versatile than recent floorplanners. The steps, based on resource-aware fixed… (More)

- Dinesh P. Mehta, Mario A. López, Lan Lin
- ICC
- 2003

This paper discusses the computation of optimal coverage paths in an ad-hoc network consisting of n sensors. Improved algorithms, with a preprocessing time of O(n log n), to compute a maximum breach/support path P in optimal O(|P |) time or the maximum breach/support value in O(1) time are presented. Algorithms for computing a shortest path that has maximum… (More)

A floorplan of a bounding box is its dissection into rectangles (rooms) by horizontal and vertical segments. This paper proposes a string data structure called the Quarter-state sequence (or Q sequence) to represent the floorplan. The Q sequence is a concatenation of the states of rooms along the Abe order and is related to the VH graph, which is the union… (More)

- Yan Feng, Dinesh P. Mehta, Hannah Honghua Yang
- IEEE Transactions on Computer-Aided Design of…
- 2004

This paper presents algorithms for a constrained version of the "modern" floorplanning problem proposed by Kahng in "Classical Floorplanning Harmful?" (Kahng, 2000). Specifically, the constrained modern floorplanning problem (CMFP) is suitable when die-size is fixed, modules are permitted to have rectilinear shapes and, in addition, the approximate relative… (More)

Handbook of Algorithms for Physical Design Automation 2008 Proceedings of the 2003 International Symposium on Physical Design, ISPD 2003, Monterey. Learn about the physical design automation techniques used in the D. P. Mehta, S. S. Sapatnekar, Handbook of Algorithms for Physical Design Automation. A hardware Trojan is a malicious modification of a design… (More)

- Brad Williams, Dinesh P. Mehta, Tracy Camp, William Navidi
- IEEE Transactions on Mobile Computing
- 2004

Network wide broadcast is a fundamental operation in mobile ad hoc networks (MANETs). Several broadcast protocols have been proposed in the literature that improves on simple flooding by reducing the probability that a receiving node retransmits a packet. We propose analytical models to estimate these probabilities for three broadcast protocols. Our… (More)

- Dinesh P. Mehta, Naveed A. Sherwani
- ACM Trans. Design Autom. Electr. Syst.
- 2000

This paper presents three minimum-area floorplanning algorithms that use flexible arbitrary rectilinear shapes for the standard cell regions in MBC design. The first algorithm (pure HCST) introduces a grid traversal technique which guarantees a minimum-area floorplan. The second algorithm (Hybrid-BF) uses a combination of HCST and Breadth First (BF)… (More)

- Dinesh P. Mehta, Sartaj Sahni
- Journal of Systems and Software
- 1997

- John D. Crabtree, Dinesh P. Mehta
- ACM Journal of Experimental Algorithmics
- 2008

Automated reaction mapping is a fundamental first step in the analysis of chemical reactions and opens the door to the development of sophisticated chemical kinetic tools. This article formulates the reaction mapping problem as an optimization problem. The problem is shown to be NP-Complete for general graphs. Five algorithms based on canonical graph naming… (More)

- Swanwa Liao, Mario A. López, Dinesh P. Mehta
- ACM Trans. Design Autom. Electr. Syst.
- 2001

A productivity-driven methodology for incremental floorplanning is described and the <italic>constrained polygon transformation problem</italic>, a key step of this methodology, is formulated. The input to the problem consists of a floorplan computed using area estimates and the actual area required for each subcircuit of the floorplan. Informally, the… (More)