Dimitra Papagiannopoulou

Publications15
h-index5
Citations77
Highly Influential Citations6
Claim Author Page
Author pages are created from data sourced from our academic publisher partnerships and public sources.

Recommended Authors

  • L. Benini
  • 1,339 Publications, 41,531 Citations
  • R. I. Bahar
  • 169 Publications, 3,659 Citations
  • A. Marongiu
  • 123 Publications, 1,561 Citations
  • M. Herlihy
  • 394 Publications, 22,345 Citations
  • Publications
  • Influence
NBTI-aware data allocation strategies for scratchpad memory based embedded systems
While performance and power continue to be important metrics for embedded systems, as CMOS technologies continue to shrink, new metrics such as variability and reliability have emerged as limiting… Expand
  • 24
  • 3
  • PDF
Edge-TM
TLDR
We propose Edge-TM, an adaptive hardware/software error management policy that (i) optimistically scales the voltage beyond the edge of safe operation for better energy savings and (ii) works in combination with a Hardware Transactional Memory (HTM)-based error recovery mechanism. Expand
  • 16
  • 1
Speculative synchronization for coherence-free embedded NUMA architectures
TLDR
In this paper, we present a new scheme for hardware transactional memory support within a cluster-based NUMA system that lacks an underlying cache-coherence protocol. Expand
  • 8
  • 1
  • PDF
Playing with Fire: Transactional Memory Revisited for Error-Resilient and Energy-Efficient MPSoC Execution
TLDR
We propose a novel scheme that allows to dynamically adjust to an evolving COP and operate at highly reduced margins, while guaranteeing forward progress. Expand
  • 6
  • 1
Flexible data allocation for scratch-pad memories to reduce NBTI effects
TLDR
In this paper, we proposed a software-directed memory allocation technique, which offers a valuable solution to the NBTI-induced aging in SPMs. Expand
  • 6
Energy-Efficient and High-Performance Lock Speculation Hardware for Embedded Multicore Systems
TLDR
We propose Embedded-Spec, a hardware solution for supporting transparent lock speculation, without the requirement for special supporting instructions. Expand
  • 4
Evaluating critical bits in arithmetic operations due to timing violations
TLDR
We examine the architecture of FPUs and design a new error model, which we call Critical Bit, which can be derived from architectural implementations of floating point arithmetic units. Expand
  • 5
NBTI-Aware Data Allocation Strategies for Scratchpad Based Embedded Systems
TLDR
The push to embed reliable and low-power memories architectures into modern systems-on-chip is driving the EDA community to develop new design techniques and circuit solutions that can concurrently optimize aging effects due to Negative Bias Temperature Instability (NBTI), and static power consumption due to leakage mechanisms. Expand
  • 5
  • PDF
Thrifty-malloc: A HW/SW codesign for the dynamic management of hardware transactional memory in embedded multicore systems
TLDR
We present thrifty-malloc: a transaction-friendly dynamic memory manager for high-end embedded multicore systems. Expand
  • 1
Flexibl eDat aAllocatio nfo rScratch-pa dMemorie st oReduc eNBTI Effects
Negative Bias Temperature Instability (NBTI) is a major reliability issue in nanoscale VLSI sys- tems. Previous work has shown how the exploitation of conventional optimization techniques can reduce… Expand