Dilip Kumar Reddy Tipparthi

Learn More
In today's system-on-chip (SOC) design process heterogeneous technology cores are integrated at several layers of hierarchy. Hence, multilevel test access mechanism (TAM) optimization is necessary for modular testing of hierarchical SOCs that contain earlier generation SOCs as embedded megacores. Unlike previous works that mostly assumes flat test(More)
  • 1