Dianyong Chen

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
A number of simulation methods dealing with measured S-parameters have been developed for the simulation of high-speed backplane transceivers and printed circuit board signal integrity analysis. Although these methods implemented in many circuit simulators provide correct system-level and transistor-level simulations, they usually fail to give correct(More)
This paper presents a programmable precursor ISI equalization circuit for high-speed serial data transmission over highly lossy electrical backplane channels. Although decision-feedback-equalizer (DFE) provides an effective way to compensate various channel impairments, such as frequency dependent loss, dispersion and reflections in the legacy backplane(More)
This paper presents a 10-Gb/s backplane transmitter with a finite impulse response (FIR) pre-emphasis equalizer to suppress inter-symbol-interference (ISI) at data centers and transition edges simultaneously. The design concepts are discussed. Circuits in 0.13µm IBM CMOS technologies are given. Comparison with conventional data center oriented equalizer and(More)
A truly monolithic clock and data recovery (CDR) circuit for low cost low-end data communication systems has been realized in 0.6ȝm CMOS. The implemented CDR comprises a phase-and frequency-locked loop using an I/Q ring VCO to recover clock from incoming non-return-to-zero (NRZ) data stream and a data decision circuit to retime the received data,(More)
This paper presents an integrated modeling, simulation and analysis technique for high-speed serial link transceiver over band-limited channel. The Verilog-A behavioral modeling blocks, transistor-level circuits based on the BSIM models, and the backplane channel with .s4p format model were simulated simultaneously in Cadence Spectre environment. The output(More)
—This brief presents a detailed time-domain and frequency domain analysis of a direct RF sampling mixer. Design considerations such as incomplete charge sharing and large signal nonlinearity are addressed. An accurate frequency-domain transfer function is derived. Estimation of noise figure is given. The analysis applies to the design of sub-sampling mixers(More)
  • 1