David Demaris

Learn More
Hierarchical physical design is essential for large VLSI chips. This paper describes a new efficient floorplanning system designed to work within a hierarchical design environment; it supports either "strict" or "pseudo"-hierarchy, and multiple design styles. We have demonstrated that our mix of interactive and automatic floorplanning tools allows users to(More)
  • 1