Daniele Folegnani

Learn More
A technique to reduce the power consumption of the issue logic of superscalar processors is presented. We have evaluated the power consumption of diierent parts of the architecture through a detailed cycle-by-cycle simulation. The results show that one of the principal power consumption's factor in a superscalar processor is the hardware devoted to extract(More)
  • 1