Dae-Hyung Cho

Learn More
—This paper presents the measurement and characterization of multilayered interconnect capacitances for a 0.35-m CMOS logic technology, which become a critical circuit limitation to high performance VLSI design. To measure multilayered capacitances of nonstacked, stacked, and orthogonally crossing interconnect lines, new test structures and measurement(More)
  • 1