Share This Author
Access and Alignment of Data in an Array Processor
- D. Lawrie
- Computer ScienceIEEE Transactions on Computers
- 1 December 1975
This paper discusses the design of a primary memory system for an array processor which allows parallel, conflict-free access to various slices of data, and subsequent alignment of these data for processing, and a network based on Stone's shuffle-exchange operation is presented.
The computation and communication complexity of a parallel banded system solver
Presentation d'un algorithme pour resoudre les systemes lineaires definis positifs a bandes sur un multiprocesseur ou le nombre de processeurs p est plus petit que l'ordre du systeme n. Cet…
Distributing Hot-Spot Addressing in Large-Scale Multiprocessors
It is shown in  that even if only a small percentage of all requests are to a hot-spot, these requests can cause very serious performances problems, and networks that do the necessary combining of requests are suggested to keep the interconnection network and memory contention from becoming a bottleneck.
The Prime Memory System for Array Access
A memory system designed for parallel array access based on the use of a prime nwnber of memories and a powerful combination of indexing hardware and data alignment switches is described.
CEDAR: a large scale multiprocessor
Various aspects of the Cedar, a large scale multiprocessor being designed at the University of Illinois, are described including the control methodology, communication network, optimizing compiler and plans for construction.
On the Performance Enhancement of Paging Systems Through Program Analysis and Transformations
It is possible to improve the paging performance of a program by applying transformations to the source program that improve data access locality, including automation of these transformations, and a number of such transforms are presented.
High-Speed Multiprocessors and Compilation Techniques
The purpose of this paper is to present some ideas on multiprocessor design and on automatic translation of sequential programs into parallel programs for multiprocessors. With respect to machine…
Glypnir—a programming language for Illiac IV
The characteristics, goals, and philosophy of theGLYPNIR are described, and some of the problems associated with parallel computer architectures are discussed.
A Class of Redundant Path Multistage Interconnection Networks
A general class of fault-tolerant multistage interconnection networks is presented, wherein fault-tolerance is achieved by providing multiple disjoint paths between every input and output. These…
On the Effective Bandwidth of Parallel Memories
The object of this paper is to bring together several models of interleaved or parallel memory systems and to expose some of the underlying assumptions about the address streams in each model. We…