We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Accurate chip level timing analysis requires a careful modeling of interaction between logic drivers and interconnect wires. Existing static-timing analysis methodologies translate the actual loading and interconnect parasitics into a single effective capacitance. However, previous approaches to perform that translation capture the delay information only.(More)
  • 1