Chung-Jr Lian

Publications39
h-index15
Citations917
Highly Influential Citations49
Claim Author Page
Author pages are created from data sourced from our academic publisher partnerships and public sources.

Recommended Authors

  • L. Chen
  • 579 Publications • 10,880 Citations
  • T. Chen
  • 74 Publications • 2,452 Citations
  • H. Fang
  • 38 Publications • 736 Citations
  • Chao-Tsung Huang
  • 66 Publications • 1,295 Citations
  • Publications
  • Influence
Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000
TLDR
Embedded block coding with optimized truncation (EBCOT) is the most important technology in JPEG 2000. Expand
  • 214
  • 20
  • PDF
Lifting based discrete wavelet transform architecture for JPEG2000
TLDR
A lifting based 1-D discrete wavelet transform (DWT) core is proposed in this paper. Expand
  • 121
  • 5
  • PDF
Hardware architecture design of an H.264/AVC video codec
H.264/AVC is the latest video coding standard. It significantly outperforms the previous video coding standards, but the extraordinary huge computation complexity and memory access requirement make… Expand
  • 80
  • 3
  • PDF
Analysis and architecture design of EBCOT for JPEG-2000
TLDR
This paper presents detailed analysis and efficient architecture design of Embedded Block Coding with Optimized Truncation (EBCOT) for JPEG-2000. Expand
  • 47
  • 3
  • PDF
High speed memory efficient EBCOT architecture for JPEG2000
TLDR
This paper presents a high speed, memory efficient architecture of embedded block coding with optimized truncation (EBCOT) tier-1 in JPEG2000 that can realtime encode 720p resolution of HDTV picture format at 30 fps. Expand
  • 51
  • 3
Parallel embedded block coding architecture for JPEG 2000
TLDR
We propose a high performance, memory-efficient parallel architecture for the Embedded Block Coding (EBC) in JPEG 2000. Expand
  • 36
  • 3
  • PDF
81MS/s JPEG2000 single-chip encoder with rate-distortion optimization
TLDR
An 81MS/s JPEG 2000 single-chip encoder is implemented on a 5.5mm/sup 2/ die using 0.25/spl mu/m CMOS technology. Expand
  • 37
  • 3
  • PDF
On-Chip Memory Optimization Scheme for VLSI Implementation of Line-Based Two-Dimentional Discrete Wavelet Transform
TLDR
In this paper, a memory-efficient VLSI implementation scheme for line-based 2-D DWT is proposed, which consists of two parts, the wordlength analysis methodology and the multiple-lifting scheme. Expand
  • 31
  • 2
  • PDF
Analysis and architecture design of JPEG2000
TLDR
Analysis and architecture design of the key modules in JPEG2000 are presented in this paper. Expand
  • 16
  • 2
  • PDF
Analysis of EBCOT decoding algorithm and its VLSI implementation for JPEG 2000
TLDR
In this paper, two new accelerating schemes are proposed and applied to our prototyping design which turns out to be powerful enough to fulfill the demand of computational requirement of the most advanced digital still camera. Expand
  • 27
  • 1
...
1
2
3
4
...