Christian Siemers

Learn More
The realisation of Global Cellular Automaton (GCA) using a comparatively high number of communicating finite state machines (FSM) leads to high communication effort. Inside configurable architectures, fixed numbers of FSM and fixed bus widths result in a granularity that makes mapping of larger GCA to these architectures even more difficult. This approach(More)
A novel architecture for reconfigurable computing based on a coarse grain FPGA-like architecture is introduced. The basic blocks contain all arithmetical and logical capacities as well as some registers and will be pro-grammable by sequential instruction streams produced by software compiler. Reconfiguration is related to hyper-blocks of instructions. For(More)
Summary form only given. Mechatronic systems request for high reliability, especially in the context of time where mostly hard real-time capabilities are mandatory. May be even stronger requirements regard the robustness against software failures and interdependences from erroneous tasks to others. We propose the concept of robust partitioning for reliable(More)
The universal configurable block/machine is a block-based approach for a configurable system-on-chip-(CSoC-) architecture. The programming model of the blocks is similar to microprocessor models, while the execution model supports configurable computing including reconfiguration. This is achieved by the microarchitecture of the blocks and an additional(More)
This approach modifies a RISC processor by integrating an additional Fetch Look-Aside Buffer (FLAB) for instructions. While the first fetch of any instruction results in normal execution, this instruction is combined in parallel with former instructions for later execution and saved inside the FLAB. The architecture works like a dynamic(More)
Mechatronic systems often require hard real-time behaviour of the controlling system. The standard solution for this kind of application is based on the time-triggered approach, and for certain circumstances the schedulability is provable. In contrast to this, the approach in this paper introduces some hardware enhancements that allow first to substitute(More)