Chr. Werner

Learn More
This paper presents simulation results for crosstalk noise in future CMOS generations down to 35 nm features. The noise oltage is calculated from circuit simulations with lumped RLC networks and static CMOS cells. A static noise margin is derived from inverter characteristics of NAND and NOR gates and a critical wire length is calculated from considering(More)
  • 1