Chinnakkannu Adaikkala Raj

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
We can achieve reliable timing closure of FPGA designs using machine learning heuristics to generate input parameter settings for FPGA CAD tools. This is enabled by running multiple instances of CAD tool with different sets of these input parameters and logging of resulting timing slack values into a database. We incrementally build this database and run(More)
  • 1