Chi-Wu Huang

Learn More
Hardware (NIST) selected the Rijndael Algorithm as a new Advanced Encryption Standard[1] in 2000, many hardware implementation of AES for high-throughput design[2][3][4][5] have been proposed. They typically unroll the loops with AES algorithm followed by pipelining of 128-bit data-path to achieve the order of tens Giga bit per second (Gbps). These designs(More)
—this paper presents an 8-bit AES direct FPGA hardware implementation of CFB/OFB operations without using the Block RAM (BRAM). The 8-bit AES core is then embedded through a microcontroller to interface with Bluetooth wireless for performing encryption or decryption. Two sets of the embedded systems are configured together to experiment the AES operation of(More)
The AES encryption algorithm is a modern pattern having the characteristics such as high speed and simplicity of software implementation. Despite having all the advantages brought by the encrypted data, they are more sensitive to noise than the normal data. Perhaps, one of the reasons for this to happen is the existence of consecutive cycles during the(More)
  • 1