Chang Ho Ryu

Learn More
A complete VDSL CAM transceiver including ADC, DAC, clock generator, and micro-controller interface, fabricated in 0.18/spl mu/m 1P 6M CMOS technology is described. A new IIR notch filter and dual loop AGC are incorporated in the design. Total power consumption is 300mW and the IC supports a 13Mb/s data rate over a 9000 ft distance with a BER < 10/sup -7/.
  • 1