Chang-Hao Chiu

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper presents a via-configurable logic block and a design methodology for realizing fine-grained dual-supply-voltage structured ASIC. Experiments with a 90nm process technology show that, given various timing budgets, our approach can achieve up to 44% energy reduction with 1.6% area overhead on level converters. Compared with GECVS, our approach(More)
  • 1