Ch. Santosh Varma

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper presents a new architecture for a 7-bit Binary to BCD (BD) converter which forms the core of our proposed high speed decimal Multi-operand Adder. Our proposed design contains various improvements over existing architectures. These include an improved 7-bit BD Converter that helps in reducing the delay of the Multi-operand decimal Adder.(More)
  • 1