Cedell Alexander

Learn More
1 BACKGROUND In a previous issue, we described a study of translation buffer performance undertaken in conjunction with the design of a memory management unit for a new 32 bit microprocessor [Alex85b]. This work produced generalized results via trace-driven simulations. The address reference traces were obtained from typical multitasking UNIX workloads and(More)
I BACK6ROUNO Durin9 the design of i memory menagement unK for a new 32 bit microprocessor (32 bit address & data), we were confounded by the lack of general & credible trenslaUon buffer (TB) performance evaluations. That led Lo this study, which we hope can benefit other designers. Although our evaluaUon is from s 32 bit, VLSI, and UNIX" perspective, mosL(More)
Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. Abstract Program activity graphs(More)
ii iii ABSTRACT Release 1.0 of the Multiprotocol Switched Services (MSS) Server provides key functions of IBM's Switched Virtual Networking (SVN) architecture. ATM switching is an important component of SVN, and the MSS Server provides multiprotocol routing and bridging functions for ATM networks. The MSS Server also provides LAN Emulation services for(More)
notice, after which this version may no longer be accessible. Abstract—A new multicomputer performance monitoring system is described in this paper. Where possible, the system employs portable performance monitoring instrumentation technology and leverages previous work. Trace event acquisition is hardware assisted and based on the MultiKron, a single–chip(More)
— Program activity graphs (PAGs) can be constructed from timestamped traces of appropriate execution events. Information about the activities on the k longest execution paths is useful in the analysis of parallel program performance. In this paper, four algorithms for finding the near–critical paths of PAGs are compared, including a best–first search (BFS)(More)
ii iii ABSTRACT The ATM Forum's LAN Emulation (LANE) Specification has now been available for more than two years, and LANE products have matured sufficiently that enterprises have deployed production LAN Emulation networks. However, the scaleability of LANE is still frequently debated, as is its applicability in Wide–Area Networks (WANs). This paper(More)
  • 1